Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design: A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach

By (author)Li

12-15 Business Day Shipping (Supply on Demand) Advance payment (not refundable)

  • Delivery

    ₹75 shipping all over India

  • Secure Payment

    100% Secure Payment

14,144.0018,859.00

Only 1 left in stock

With the end of Dennard scaling and Moore?s law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or ?3S? for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles.

SKU: 9789811985539
Category:
Tag:
Weight 1 kg
Book Author

Li

Edition

1st

Format

Paperback

ISBN

9789811985539

Language

English

Pages

324

Publication Year

Publisher

Customer Reviews

There are no reviews yet.

Be the first to review “Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design: A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach”

Your email address will not be published. Required fields are marked *